CLAIMS

WHAT IS CLAIMED IS:

An integrated circuit comprising: 1. 1 a first wafer including a silicon germanium layer, a strained 2 silicon layer, and a first insulating layer; and 3 a second wafer including a substrate and a second insulating 4 layer, the second insulating layer being attached to the first insulating layer. 5 The integrated circuit of claim 1, wherein the substrate is a bulk 2. 1 semiconductor substrate. 2 The integrated circuit of claim 2, wherein the silicon germanium 1 layer includes a hydrogen breaking interface. 2 The integrated circuit of claim 1, wherein a channel region is 4. 1 disposed in the strained silicon layer. 2 The integrated circuit of claim 4, wherein a source region and a 5. 1 drain region are disposed in the strained silicon layer. 2 The integrated circuit of claim 5, wherein an aperture is formed 6. 1 in the silicon germanium layer to expose the strained silicon layer. 2 The integrated circuit of claim 6, wherein a gate structure is 7. provided in the aperture. 2 A multilayer structure containing a plurality of SMOS 8. transistors, the multilayer structure comprising: a semiconductor/germanium layer; 3

a strained semiconductor layer including a source and a drain 4 provided below the semiconductor/germanium layer, the 5 semiconductor/germanium layer having an aperture; 6 a gate dielectric above the strained semiconductor layer and 7 within the aperture; and 8 a gate conductor within the aperture. 9 The multilayer structure of claim 8, further comprising: 9. 1 a spacer in the aperture separating the 2 semiconductor/germanium layer and the gate conductor. 3 The multilayer structure of claim 8, further comprising: 10. 1 a silicide layer disposed above the semiconductor/germanium 2 layer. 3 A method of making an SMOS structure containing a plurality of 11. 1 transistors, the method comprising: 2. providing a first semiconductor substrate including a base layer, 3 a strained semiconductor layer, and a first oxide layer; 4 attaching a second semiconductor substrate including a second 5 oxide layer to the first oxide layer; and 6 separating the base layer from the first substrate. 7 The method of claim 11, wherein a semiconductor/germanium 12. 1 layer is above the strained semiconductor layer. 2 The method of claim 12, further comprising: 13. 1 providing an aperture in the semiconductor/germanium layer. 2 The method of claim 13, further comprising: 14.

Atty. Dkt. No.: 39153/649 (H0982)

2		doping the strained semiconductor layer through the aperture.
1	15.	The method of claim 15, wherein the doping step forms source
2	and drain ex	ktensions.
1	16.	The method of claim 13, further comprising:
2		providing a gate conductor in the aperture.
i	17.	The method of claim 16, further comprising:
2		separating the gate conductor from the silicon/germanium layer
3	with a spacer material.	
1	18.	The method of claim 12, further comprising:
2		siliciding the semiconductor/germanium layer.
1	19.	The method of claim 11, wherein the attaching step is a
2	hydrogen honding sten	